Logical effort formula for CMOS gate delay — sizing examples (NAND, inverter chain)
Logical effort delay model: how to size CMOS gates and inverter chains from topology and fan-out, with worked NAND and formula examples — without a full SPICE run.
Signal Processing for Communication Systems